[Application Specific Architectures] Bypass Aware Instruction Scheduling for Register File Power Reduction, ACM SIGPLAN conference on Languages, Compilers, Tests of Embedded Systems, Jun 2006 (Best paper, invited for ACM Transactions on Embedded Computing Systems)

 

0
 0
목록 답변 이전글 다음글

International Papers

Privacy Enhancing Computing HEPIC: Private Inference over Homomorphic Encryption with Client Intervention, ASPLOS 2026
Privacy Enhancing Computing Towards an Efficient Dataflow-flexible Accelerator by Finding Optimal Dataflows of DNNs, Future Generation Computer Systems, Sep 2025
Privacy Enhancing Computing An Accelerator for Low-computational Overhead Privacy-Preserving GNN Inference, HiPC 2025
Privacy Enhancing Computing SLOTHE: Lazy Approximation of Non-Arithmetic Neural Network Functions over Encrypted Data, USENIX Security 2025
Privacy Enhancing Computing Affinity-based Optimizations for TFHE on Processing-in-DRAM, ASPLOS 2025 Affinity-based Optimizations for TFHE on Processing-in-DRAM, ASPLOS 2025
Privacy Enhancing Computing LOHEN: Layer-wise Optimizations for Neural Network Inferences over Encrypted Data with high Performance or Accuracy, USENIX Security 2025
Privacy Enhancing Computing Affinity-based Optimizations of Homomorphic Encryption Operations on Processing-in-DRAM, DAC WIP 2024
목록

© Copyright ⓒ 2011~2018 by SOR Lab. All Rights Reserved.
SOR Lab., Department of Electrical and Computer Engineering,
Seoul National University, 1 Gwanak-ro, Gwanak-gu, Seoul 08826, Korea