[SW Security] CRCount: Pointer Invalidation with Reference Counting to Mitigate Use-after-free in Legacy C/C++, Network and Distributed System Security Symposium (NDSS), Feb. 2019

CRCount: Pointer Invalidation with Reference Counting to Mitigate Use-after-free in Legacy C/C++, Network and Distributed System Security Symposium (NDSS) 2019


Jangseop Shin, Donghyun Kwon, Jiwon Seo, Yeongpil Cho, Yunheung Paek


본 논문은 C/C++ 프로그램에 대한 공격으로 많이 사용되는 Use-after-free 취약점에 대한 방어 기법을 제안한다. 이를 위해 컴파일 단계에서 코드를 수정하여 Heap object에 대한 Reference Counting을 수행하여 이를 통해 Heap object의 해제를 dangling pointer가 없어질 때까지 지연시킨다. 또한 실험을 통해 이 approach의 효율성을 보여주었다.

0
0

International Papers

Application Specific Architectures Hiding Cache Miss Penalty Using Priority-based Execution for Embedded processors, Design Automation and Test in Europe (DATE), Mar 2008
Application Specific Architectures SPKM: A Novel Graph Drawing based Algorithm for Application Mapping onto Coarse-Grained Reconfigurable Architectures, Asia and South Pacific Design Automation Conference(ASP-DAC), Jan 2008
Software Optimization and Reconstruction An OpenMP Translator with Retargetable Parallel Programming Model for MPSoC, International Conference on Ubiquitous Information Technologies & Applications (ICUT), Dec 2007
Application Specific Architectures HW/SW co-design for embedded system using UML, International Conference on Ubiquitous Information Technologies & Applications (ICUT), Dec 2007
Application Specific Architectures Automatic Design Space Exploration of Register Bypasses in Embedded Processors, IEEE Transactions on Computer Aided Design of Integrated Circuits (TCAD), Nov 2007
Software Optimization and Reconstruction A code-generator generator for multi-output instructions, The International Conference on Hardware-Software Codesign and System Synthesis(CODES+ISSS), Oct 2007
Software Optimization and Reconstruction Software Controlled Memory Layout Reorganization for Irregular Array Access Patterns, ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2007), Oct 2007
Application Specific Architectures Efficient Mapping onto Coarse-Grained Reconfigurable Architectures using Graph Drawing based Algorithm, Workshop on Application Specific Processors (WASP), Sep 2007 (Best paper, invited for IEEE Transactions on VLSI)
Software Optimization and Reconstruction Optimistic Coalescing for Heterogeneous Register Architectures, ACM Conference on Languages, Compilers and Tools for Embedded Systems or ACM SIGPLAN Notice, Jun 2007 ( Best paper)
Software Optimization and Reconstruction Preprocessing Strategy for Effective Modulo Scheduling on Multi-Issue Digital Signal Processors, International Conference on Compiler Construction (CC), also appear in Lecture Notes in Computer Science, Mar 2007
Software Optimization and Reconstruction A code generation strategy for heterogeneous register architectures, Workshop on Interaction between Compiler and Architecture (Interact), Feb 2007
Software Optimization and Reconstruction Efficient Embedded Code Generation with Multiple Load/Store Instructions, Software Practice & Experience, Feb 2007
Software Optimization and Reconstruction Fast Code Generation for Embedded Processors Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers, Transactions on High Performance Architecture and Compilation, Jan 2007
Application Specific Architectures Mapping Loops onto a Coarse-Grained Reconfigurable Architecture for High-Performance Embedded Systems, International Conference on Ubiquitous Information Technologies & Applications (ICUT), Feb 2007
Software Optimization and Reconstruction VISTA : VPO Interactive Systems for Tuning Applications, ACM Transactions on Embedded Systems, Nov 2006
Software Optimization and Reconstruction A Rule-based Optimal Placement of Scaling Shifts in Floating-point to Fixed-point Conversion for a Fixed-point Processor, International SoC Design Conference, Oct 2006
Application Specific Architectures Temporal Mapping for Loop Pipelining on a MIMD style Coarse-Grained Reconfigurable Architecture, International SoC Design Conference, Oct 2006
Application Specific Architectures Power-conscious Configuration Cache Structure and Code Mapping for Coarse-grained Reconfigurable Architecture, International Symposium on Low Power Electronics Design (ISLPED), Oct 2006
Software Optimization and Reconstruction Instruction Re-selection for Iterative Modulo Scheduling on High Performance Multi-issue DSPs, Embedded Software Optimization (ESO), also appear in Lecture Notes in Computer Science Aug 2006 ( Best Paper, selected for book chapter publication)
Software Optimization and Reconstruction Run-time Memory Optimization for DDMB Architecture through CCB Algorithm, Embedded Software Optimization (ESO), also appear in Lecture Notes in Computer Science, Aug 2006